Logic Modules with Shared SRAM Tables for Field Programmable Gate Arrays
Yazarlar (2)
Doç. Dr. Fatih KOÇAN Beykoz Üniversitesi, Türkiye
Jason Meyer
Bobby B. Lyle School of Engineering, Amerika Birleşik Devletleri
Bobby B. Lyle School of Engineering, Amerika Birleşik Devletleri
| Bildiri Türü |
Tebliğ/Bildiri
|
Bildiri Dili | İngilizce |
| Bildiri Alt Türü | Tam Metin Olarak Yayınlanan Tebliğ (Uluslararası Kongre/Sempozyum) | ||
| Bildiri Niteliği | Web of Science Kapsamındaki Kongre/Sempozyum | ||
| DOI Numarası | 10.1007/978-3-540-30117-2_31 | ||
| Kongre Adı | Field Programmable Logic and Application | ||
| Kongre Tarihi | 01-06-2004 / 03-06-2004 | ||
| Basıldığı Ülke | Belçika | Basıldığı Şehir | |
| Bildiri Linki | http://link.springer.com/10.1007/978-3-540-30117-2_31 | ||
| UAK Araştırma Alanları |
Mühendislik
|
||
| Özet |
| In this paper, we propose a new area-efficient logic module architecture for SRAM-based FPGAs. This new architecture is motivated by the analysis results of some LUT-level benchmarks. The analysis results indicate that a large percentage of the LUTs in a LUT-level circuit are permutation (P) equivalent (not even including input negations or output negations, called NPN equivalences in the literature, or constant assignments). The proposed logic module utilizes lookup table sharing among two or more basic logic elements (BLEs) in a cluster, as opposed to one LUT per BLE. Preliminary results indicate that almost half of the LUTs are eliminated in all benchmarks. This great area reduction would reflect to the cost and prices of FPGAs and also would strengthen the FPGA usage in applications that have rigid area constraints such as an FPGA within a hearing aid. |
| Anahtar Kelimeler |
BM Sürdürülebilir Kalkınma Amaçları
| Atıf Sayıları | |
| Google Scholar | 129 |